# **UNIVERSITY OF THE PUNJAB**

B.S. 4 Years Program / Sixth Semester - 2019

` Roll No.	in Fig.	
, Poll	No in	Words

(b) one load pulse(d) one clock pulse for each 1 in the data

(c) eight clock pulses

per: Digital Electronics urse Code: PHY-310 Part – I (Compulsory)	Time: 15 Min. Marks: 10
ATTEMPT THIS PAPER ON THIS O Division of marks is given in fr This Paper will be collected back after exp	ront of each question.
Q.1. Encircle the correct choice.	(1x10=10)
(i) In the decimal number system, what is (a) the middle digit of a stream of number (c) the digit to the right of the decimal po	rs (b) the last digit on the right
(ii) The domain of SOP expression ABC (a) ABC (b) ABD	C + AB + ABCD + CD is (c) ACD (d) ABCD
(iii) In a 4-variable K-map, a 2-variable pr (a) a 2-cell group of 1s (c) a 4-cell group of 1s	oduct term is produced by  (b) an 8-cell group of 1s  (d) a 4-cell group of 0s
(iv) On a K-map, grouping the 0s production (a) a product-of-sums expression (c) a "don't care" condition	ces (b) a sum-of-products expression (d) AND-OR logic
(v) A 5-variable K-map has (a) sixteen cells (b) thirty-two cells	(c) sixty-four cells (d) none as above
<ul><li>(vi) An ADC is an</li><li>(a) alphanumeric data coder</li><li>(c) analog device carrier</li></ul>	(b) analog-to-digital comparator (d) analog-to-digital converter
(vii) How many Flip-Flops are required for (a) 5 (b) 6	r mod-16 counter? (c) 4 (d) 3
(viii) How many clock pulses are required (a) 8 (b) 4	to enter a byte of data serially into an 8-bit shift register?  (c) 16  (d) 9
<ul> <li>(ix) An asynchronous counter differs from</li> <li>(a) the number of states in its sequence</li> <li>(c) the type of flip- flops used</li> </ul>	n a synchronous counter in  (b) the method of clocking  (d) the value of the modulus
(x) To serially shift a byte of data into a s (a) one clock pulse	shift register, there must be (b) one load pulse



### UNIVERSITY OF THE PUNJAB

B.S. 4 Years Program / Sixth Semester - 2019

Roll No. ....

Paper: Digital Electronics Course Code: PHY-310 Part – II

Time: 2 Hrs. 45 Min. Marks: 50

## ATTEMPT THIS (SUBJECTIVE) ON THE SEPARATE ANSWER SHEET PROVIDED

#### O.2. Write short answers of the following questions:

 $(2 \times 10 = 20)$ 

- i. Do the following conversions.
  - (a)  $(650)_{10} = (?)_{16}$
- (b)  $(11000110)_2 = (?)_{Gray}$
- ii. Subtract the following hexadecimal numbers:
  - (a)  $94_{16} 2A_{16}$
- (b)  $84_{16} 2A_{16}$
- iii. Verify that the NAND operation is commutative.
- iv. Sketch K-map for four variables.
- v. What is a "Don't Care" condition in a K-map?
- vi. By using laws of Boolean algebra, prove that  $A + \overline{A}B = A + B$
- vii. Why D- flip flop is widely used for circuit implementation?
- viii. How a J-K flip flop is connected for toggle operation?
- ix. Define the term Shift Registers.
- x. Differentiate between ROM and RAM?
- Q.3: (a) Use K-map to reduce the following expression to a minimum SOP form;

$$\overline{A}\overline{B} + A\overline{B} + \overline{C}\overline{D} + C\overline{D}$$

(b) Using Boolean algebra techniques, simplify the expression;

$$ABCD + AB(\overline{CD}) + (\overline{AB})CD$$
, to obtain  $CD + AB$ .

(5, 5)

- Q.4: (a) Describe a method of edge triggering for an S-R flip flop.
  - (b) A device is needed to indicate when one or two HIGH levels occur on its inputs and to produce a LOW output as an indication. Specify the device.

(7, 3)

- Q.5: (a) Explain in detail the operation of a 4-bit binary ripple counter.
  - (b) A 2MHz clock signal is applied to a live stage binary ripple counter. What is the frequency at the fifth flip flop?

(7, 3)